

09/20/99  
U.S. PTO

JC 5184 S PTO  
09/30/99  
09/20/99

## NEW UTILITY PATENT APPLICATION TRANSMITTAL

DUPLICATE

Address to: <b>Assistant Commissioner for Patents Box PATENT APPLICATION Washington, DC 20231</b>	Attorney Docket No. <b>EM/YANG/4998</b>
	First Named Inventor (or identifier) <b>YANG et al.</b>
	Total Pages <b>27</b>

This submits a new application under 37 CFR 1.53(b).

Entitled: **DRIVING METHOD OF SPEAKER AND THE DRIVING CIRCUIT  
THEREOF**

- 1. Submitted herewith are the following:
  - 9        pages of specification, including an Abstract,
  - 6        sheet(s) of drawings, and
  - 16        claim(s).
- 2. Submitted herewith is an Oath/Declaration signed by each inventor.
- 3. Submitted herewith are the following:
  - signed Independent Inventor Small Entity Statement(s),
  - signed Small Business Small Entity Statement(s),
  - signed Non-Profit Small Entity Statement(s),
  - signed Non-Inventor Small Entity Statement(s),
- 4. A preliminary amendment is enclosed.
- 5. Submitted herewith is an Information Disclosure Statement,        pages of Form PTO-1449, and one copy of each document listed thereon.
- 6. An assignment of the invention to Realtek Semiconductor Corp.
- 7. A certified copy of application no.        in       .
- 8. The Commissioner is authorized to credit any over payment and charge any deficiency in any fees required under 37 CFR 1.16, 1.17 and/or 1.18, to Deposit Account No. 02-0200.
- 9. A check in the amount of \$420.00 is submitted herewith.
- 10. Other: \_\_\_\_\_

THE FILING FEE IS CALCULATED AS FOLLOWS:				Basic Fee:	\$760.00
Total Claims:	16	- 20 =	0	X \$18 =	\$0.00
Independent Claims:	3	- 3 =	0	X \$78 =	\$0.00
Correspondence Address: <b>BACON &amp; THOMAS 625 Slaters Lane, 4<sup>th</sup> Floor Alexandria, VA 22314-1176</b>				Multiple Dependent Claim (add \$260.00):	
				Subtotal:	\$760.00
				50% Reduction if Small Entity Status:	\$380.00
Phone: 703-683-0500      Fax: 703-683-1080				Total:	\$380.00
Date:	Name:		Signature:		Reg. No.
September 20, 1999	Eugene Mar				25,893

**VERIFIED STATEMENT (DECLARATION) BY A SMALL BUSINESS  
CLAIMING SMALL ENTITY STATUS UNDER 37 CFR 1.9(F) AND 1.27(b)**

Applicant or Patentee: Brian YANG, Kuo-hsiang CHEN & Fu-yuan CHENG

Docket #:

Serial or Patent Number:

Group Art Unit:

Filed or Issued:

Examiner:

Title: DRIVING METHOD OF SPEAKER AND THE DRIVING CIRCUIT THEREOF

I hereby declare that I am

- the owner of the small business concern identified below:  
 an official of the small business concern empowered to act on behalf of the concern identified below:

Name of Concern: Realtek Semiconductor Corp.

Address: No. 2, Industry E. Road IX, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C.

I hereby declare that the above identified small business concern qualifies as a small business concern as defined in 13 CFR 121.3-18, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees under section 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the matter described in:

- The specification filed herewith, with the title as listed above.  
 The patent application identified above.  
 The PCT international patent application identified above.  
 The patent number identified above.

If the rights held by the above identified small business concern are not exclusive, each individual, concern or organization having rights to the invention must file separate verified statements averring to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern who would not qualify as a small business concern under 37 CFR 1.9(e). Each person or organization having any rights in the invention is listed below:

- no such person, concern or organization.  
 each such person, concern or organization listed below.

<i>FULL NAME:</i>	<input type="checkbox"/> Individual
<i>ADDRESS:</i>	<input type="checkbox"/> Small Business Concern
	<input type="checkbox"/> Nonprofit Organization

<i>FULL NAME:</i>	<input type="checkbox"/> Individual
<i>ADDRESS:</i>	<input type="checkbox"/> Small Business Concern
	<input type="checkbox"/> Nonprofit Organization

See attached sheet for additional person(s) concern(s) or organization(s).

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate (37 CFR 1.28(b)).

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine, or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which the verified statement is directed.

<i>Name and Title</i> Po-len YEH	<i>Date</i> 1999. Aug. 30
<i>Address</i> No. 2, Industry E. Road IX, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C.	<i>Signature</i> P. L. YEH

# DRIVING METHOD OF SPEAKER AND THE DRIVING CIRCUIT THEREOF

## BACKGROUND OF THE INVENTION

### A. Technical Field of the Invention

The present invention relates to a driving method of speaker, and in particular, to a driving method and a driving circuit of speaker by the application of both pulse width modulation (PWM) and digital to analog converter (DAC) technique.

### B. Description of the Prior Art

Digital sound playing is an important function of consumer electronic products. Generally, there are two basic types of driving method of outputting digital sound via speaker, 10 i.e., digital to analog converter driving method and pulse width modulation driving method.

FIG. 1 illustrates a circuit diagram of traditional DAC. In this driving method, digital sound data are converted into analog signals with responding current value, and then these analog signals are directly drive the speaker. As shown in FIG. 1, each bit of digital sound data, Bit 0 ~ Bit 7, is used to control a corresponding current amplifier with different current ratio, and the output of each current amplifier are commonly connected to the speaker. 15 During playing, digital sound data are sequentially input to the DAC with the speed of sampling rate. In integrated circuit design, each current amplifier and control switch can be implemented by MOS elements with different area.

FIGS. 2 and 3 illustrate the waveform modulated by PWM and its implementation structure. The action principle of PWM is to modulate sound amplitude onto pulse width, not onto pulse height. When the modulation pulse frequency is far higher than the sound frequency, the sound amplitude can be represented by pulse width and drive a speaker. Assume the PWM is implemented digitally and the amplitude, pulse width are equally divided into 255 parts, i.e. represented as  $2^8$ , then the sound amplitude is 255 level, and pulse width is 25 also represented by 255 level in the PWM. The waveform modulated by PWM is shown in FIG. 2 and its block diagrams are shown in FIG. 3. The action principle is that digital sound

data  $W_d$  and the output of a counter are input to a comparator at the same time. At the beginning of every sampling pulse, digital sound data  $W_d$  is input to the comparator and the counter starts to count. At this instance, the output of the comparator is HI. When the count value reaches the value of  $W_d$ , the output of the comparator is become LOW. Thus, 5 the waveform of FIG. 2 is obtained.

Under this principle of PWM, the sound amplitude is represented by pulse width, and the pulse width is determined by the counting of a counter. Thus, the linearity of the sound driving signals are determined by the counter, and the clock pulse of the counter is provided by the quartz oscillator. Because the accuracy of quartz oscillator is high, thus, the advantage 10 of PWM is that the linearity of the sound driving signals is good and the quality of sound can be easily controlled. In addition, the factors determining the sound quality for this sound driving method are as follows.

- 1) Modulation frequency; and
- 2) Sound resolution.

15 If the modulation frequency is too low, aliasing phenomenon will affect the sound quality. Thus, in the application of PWM, the modulation frequency has to be fixed. If the reference clock pulse in PWM is 4MHz, the acceptable lowest modulation frequency is assumed to be  $F$  Hz, then the sound level is  $4M/F$  (integer). If the reference clock pulse in PWM becomes to 2MHz, then the sound level is lowered to  $2M/F$ , which lowers the sound 20 resolution, and the sound quality becomes poor. Thus, in the application of PWM, in order to achieve a specific sound quality, one basic requirement is the higher speed clock pulse.

However, the advantage of the DAC driving method is that the required clock pulse is equal to the sampling rate of sound signals, thus, the requirement of clock pulse is low. But the drawback is that the linearity of the amplifier is lowered while the required playing sound 25 is large and the output current of each current amplifier is large. Thus, loss of fidelity of sound is occurred. In the PWM driving method, because sound amplitude is represented by

5 pulse width and the pulse width is determined by the counting of the counter, the linearity of sound is determined by the counter. As the linearity of the sound is determined by the counter, and the clock pulse of the counter is provided by the quartz oscillator with great accuracy, the linearity of the sound driving signals are good and the quality of sound can be easily controlled. The only drawback is that a higher speed clock pulse is required.

## SUMMARY OF THE INVENTION

The object of the present invention is to provide a driving method of speaker and the driving circuit thereof, wherein the driving signals are obtained by both PWM driving method and DAC driving method. It has the advantage of good linearity and the characteristics of 10 low clock pulse in combination with DAC in improving the PWM at higher speed pulse. In accordance with the present invention, the method comprises the following steps.

- 1) dividing each digital sound data into two groups, i.e., higher bits data group and lower bits data group;
- 2) modulating one data group into driving signals represented by pulse width, i.e. this 15 data group is modulated by PWM principle; and
- 3) converting the other data group into driving signals represented by pulse height, i.e., this data group is converted by DAC principle.

As a portion of digital sound data is converted by DAC, the clock pulse frequency required by PWM will be lowered accordingly, but the resolution of sound can be still 20 maintained.

These and other aspects of the invention will be apparent from the elucidated with reference to the embodiments described hereinafter.

## BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 is a circuit diagram of a conventional DAC driving structure.
- 25 FIG. 2 is a waveform modulated by a conventional PWM driving structure.

FIG. 3 is a circuit diagram of a conventional PWM driving structure.

FIG. 4 is a driving waveform modulated by the driving method of speaker of the present invention.

FIG. 5 is another driving waveform modulated by the driving method of speaker of the 5 present invention.

FIG. 6 is a circuit diagram of the driving method of speaker of the present invention.

FIG. 7 is another circuit diagram of the driving method of speaker of the present invention.

FIG. 8 is a waveform by driving a sound signal in accordance with the driving method 10 of the present invention.

### **DETAILED DESCRIPTION OF THE PRESENT INVENTION**

In accordance with the present invention, the driving method of speaker is first to divide digital sound data into two groups, i.e., higher bits data group and lower bits data group. One data group is converted by DAC method, and the other data group is modulated by PWM 15 method so as to obtain the advantages of the low pulse frequency of DAC method and the good linearity of PWM method. There is no restriction to the implementation method of higher bits data either by DAC method or by PWM method.

In order to further understand the present invention, assume the digital sound data is 8 bits. The 8 bits data are divided into a data group with P bits data and the other group with 20 D bits data. In this embodiment, the P is defined as 5 and regarded as pulse width resolution data and the D is defined as 3 and regarded as pulse height resolution data. FIGS. 4 and 5 show the waveform obtained by present invention for the digital sound data "11101101", wherein the P bits data group is higher bits data in FIG. 4, and P bits data group is lower bits data in FIG. 5.

25 Next, referring to FIG. 6, there is shown the first embodiment circuit structure of the driving method of the present invention. As shown in this drawing, the circuit comprises

PWM modulation circuit 10, DAC convert circuit 20, and speaker 30. The PWM modulation circuit 10 modulates P bits data into driving signals represented by pulse width, and DAC convert circuit 20 converts D bits data into driving signals represented by pulse height.

5 The PWM modulation circuit 10 comprises a counter 11, an accumulator 12, a first and second comparator 13, 14 and a XOR gate 15. The accumulator 12 receives the P bits data and adds 1 as its output. The first comparator 13 compares the counting value of the counter 11 with the output value of the accumulator 12 and outputs HI if the output value of the accumulator 12 is smaller than the counting value of the counter 11. The second comparator 10 14 compares the counting value of the counter 11 with the P bits data and outputs HI if the P bits data is smaller than the counting value of the counter 11. The XOR gate 15 receives the output of the first comparator 13 and the second comparator 14. In FIG. 6, Wd1 is the output value of accumulator 12 and Wd2 is the value of P bits data, B7~B3.

The DAC convert circuit 20 comprises three AND gates 21, 22, 23 and four current sources 24, 25, 26 and 27. One of the input terminal of each AND gate 21, 22, 23 connects to the D bits data, respectively, and the other input terminal is commonly connected to the output of the XOR gate 15. The four current sources 24, 25, 26, 27 have different current ratio, for example 8, 4, 2 and 1, and are controlled by the output of the second comparator 14 and the three AND gates 21, 22, 23, respectively. The output of each current source 24, 25, 26 20 and 27 are commonly connected to the speaker 30.

As shown in FIG. 4, the pulse width is  $32(2^5)$  level, and the pulse height is  $8(2^3)$  level. At the beginning of sampling pulse, P bits data, B7-B3 are input to the second comparator 14 and the accumulator 12. When Wd1, Wd2 are smaller than the counting value of the counter 11, the output of the first comparator 13 and the second comparator 14 is HI. When Wd1, 25 Wd2 are greater or equal to the counting value of the counter 11, the output of the first comparator 13 and the second comparator 14 is LOW. Referring to FIG. 6, there is shown the

circuit structure. The action of the circuit is divided into three stages.

The first stage is that Wd1 and Wd2 is smaller than the counting value of the counter 11. At this stage, the output of the first and the second comparator 13, 14 are HI. Thus, the output of XOR gate is LOW. At this instance, the output of the three AND gates 21, 22, 23 connected to the XOR gate 15 is LOW, thus, the current sources 25, 26, 27 are OFF, but the current source 24 connected to the second comparator 14 is ON. Thus the pulse height of the driving signal at this stage is at level 8 and the pulse width is equal to Wd2 reference clock, illustrated by the first section of the waveform of FIG. 4.

The second stage is that Wd2 is equal to the counting value of the counter 11, but Wd1 is smaller than the counting value of the counter 11. At this stage, the output of the second comparator 14 is LOW, but the output of the first comparator 13 is HI, thus the output of XOR gate 15 is HI. At this instance, the current source 24 connected to the second comparator 14 is OFF, but the outputs of the other three AND gates 21, 22, 23 are dependent on the D bits data, B2-B0. As D bits data B2-B0 is "101", the output of AND gates 21, 23 is HI, and output of the AND gate 22 is LOW. Thus, the pulse height of the driving signals at this stage is at level 5 and the pulse width is equal to one reference clock, illustrated by the second portion of the waveform of FIG. 4.

The third stage is that Wd1 and Wd2 are greater than or equal to the counting value of the counter 11. At this stage, because the output of the first and the second comparator 13, 14 are LOW, the output of XOR gate 15 is LOW. Thus, the output of the three AND gates 21, 22, 23 connected to the XOR gate 15 are also LOW. At this instance, the four current sources 24, 25, 26, 27 are OFF. Thus, the pulse height of the driving signals at this stage is at level 0, illustrated by the third portion of the waveform of FIG. 4.

As shown in FIG. 6, the circuit structure employs five higher bits data as PWM control, thus, the waveform of the driving signals has a waveform alike the conventional PWM waveform. However, the different is that three lower bits data are converted into driving

signals by DAC with one reference clock width, such that the pulse level of PWM is lowered and the reference clock frequency is also lowered at the same time.

Next, referring to FIG. 7, there is shown the other embodiment of circuit structure of the driving method of the present invention. The circuit structure employs three higher bits data 5 (B7-B5) as the D bits data to proceed with pulse height conversion, and employs other five lower bits data (B4-B0) as P bits data to proceed with pulse width modulation. As shown in this drawing, the circuit structure comprises PWM modulation circuit 10', DAC convert circuit 20' and speaker 30.

The PWM modulation circuit 10' is similar to the conventional PWM modulation circuit, 10 comprises a counter 11' and a comparator 13' connected to the output of the counter 11' and the P bits data.

The DAC modulation circuit 20' comprises an accumulator 22' and a multiplexer 23'. The accumulator 22' receives D bits data and adds 1 as the output and the output of the accumulator 22' is 4 bits, D+1. The multiplexer 23' is a 2 to 1, 4-bits multiplexer. The 15 multiplexer 23' receives the output of the accumulator 22' and the D bits data S2 as two inputs I1, I2 and receives the output of the comparator 13 as selection signal SEL. Because S2 is a 3-bits data, the highest bit of the input terminal I2 of the multiplexer 23' must be directly connected to the ground. In addition, the output of the multiplexer 23' respectively controls 4 current sources 24, 25, 26 and 27 with different current ratio. The output of these current 20 sources 24, 25, 26, 27 are commonly connected to the speaker 30.

Next, referring to FIG. 7, describe the action of the circuit structure in accordance with the present invention. The action is divided into two stages.

The first stage is that the value of P bits data (B4-B0) is smaller than the counting value of the counter 11'. At this stage, the output of the comparator 13' is LOW. Thus, the 25 multiplexer 23' selects the S1 as the output. As the data of S1 is greater than D bits data with 1, it indicates that the pulse height of driving signal is higher than the D bits data by one level.

And the pulse width of driving signal is the width represented by P bits data, illustrated by the first section of the waveform of FIG. 5.

The second stage is that the value of P bits data (B4-B0) is greater than or equal to the counting value of the counter 11'. At this stage, the output of the comparator 13' is HI, thus 5 the multiplexer 23' selects the S2 as the output. At this instance, the pulse height of driving signal is equal to the value of D bits data and maintains to the end of this cycle, illustrated by the second portion of FIG. 5.

As shown in FIG. 7, the circuit structure employs higher bits data as the DAC control. Thus, the output waveform of the driving signal is similar the conventional DAC waveform 10 and the difference is that the five lower bits data are modulated by PWM. Thus, the number of current source of different current ratios can be reduced.

FIG. 8 are the waveform of driving signal obtained by the DAC, PWM and present driving method. FIG. 8(a) is the waveform produced by DAC. FIG. 8 (b) is the waveform produced by PWM. FIG. 8(c) is the waveform obtained by the driving method of the present 15 invention, modulated based on the circuit of FIG. 7, using D bit as higher bit. As shown in the drawings, each pulse width of the speaker driving waveform, produced by DAC, are the same; each pulse height of the speaker driving waveform, produced by PWM, are the same; but in accordance with the present invention, the waveform obtained has different height and width.

20 The driving method of speaker of the present invention divides digital sound data into two groups; one group with bits data being modulated by PWM, the other group with bits data being converted by DAC. Since the number of bits modulated by PWM is reduced, the pulse width level is also reduced. Thus, the frequency of reference clock frequency is relatively low which solves the needs of higher speed clock for PWM. Besides, the number 25 of bits for DAC conversion is also reduced, and the scope of current source variation is narrow which can be controlled within the range of linear variation. Thus, the problems

encountered in non-linear DAC are solved.

While the invention has been shown typical preferred embodiments of the invention, it should be apparent to those skilled in the art that is not so limited but is susceptible to various changes without departing from the scope of the invention. For instance, the PWM, in the 5 present invention, is used to modulate 5 bits data, and DAC is used to convert 3 bits data, but PWM can be used to modulate 4 bits data and DAC is used to convert 4 bits data.

**What is claimed is :**

1. A driving method of speaker for converting digital sound data into corresponding driving signals to drive said speaker, comprising the steps of:
  - 10 dividing said digital sound data into two groups, first data group and second data group;
  - modulating said first data group into driving signals represented by pulse width; and
  - converting said second data group into driving signals represented by pulse height.
2. A driving method as set forth in Claim 1, wherein said first data group is higher bits data group and said second data group is lower bits data group.
- 15 3. A driving method as set forth in Claim 1, wherein said first data group is higher bits data group and said second data group is lower bits data group.
4. A driving circuit of speaker for converting digital sound data into corresponding driving signals to drive said speaker, said digital sound data being divided into a higher bits data group and a lower bits data group, which circuit comprising:
  - 20 a pulse width modulation circuit being used to modulate said higher bits data group into driving signals represented by pulse width; and
  - a pulse height conversion circuit being used to convert said lower bits data group into driving signals represented by pulse height.
- 25 5. A driving circuit of speaker as set forth in Claim 4, wherein the pulse width modulation circuit comprises:

- a counter;
- an accumulator having one input terminal connected to said higher bits data group;
- a first comparator for comparing the output of said counter with the output of said accumulator;
- 5 a second comparator for comparing the output of the counter with the higher bits data group; and
- a XOR gate having two input terminals being connected to the outputs of said first comparator and the second comparator, respectively.
6. A driving circuit of speaker as set forth in Claim 5, wherein the counter starts counting from 0 at the beginning of every sound sampling cycle.
- 10 7. A driving circuit of speaker as set forth in Claim 5, wherein the output of the first comparator is HI when the counting value of said counter is smaller than the output value of said accumulator.
8. A driving circuit of speaker as set forth in Claim 7, wherein the output of the second comparator is HI when the counting value of said counter is smaller than the output value of said higher bit group.
- 15 9. A driving circuit of speaker as set forth in Claim 4, wherein the pulse height conversion circuit comprises:
- a plurality of AND gates, one input terminal of each said AND gates being commonly connected to the output of said XOR gate, and the other input terminal of said AND gates being respectively connected to the lower bits data group; and
- 20 a plurality of current sources with different current ratio controlled by the output of said AND gates and the output of the second comparator, the output of said current sources being commonly connected to said speaker.
- 25 10. A driving circuit of speaker for converting digital sound data into corresponding driving signals to drive said speaker, said digital sound data being divided into a

- higher bits data group and a lower bits data group, comprising:  
a pulse height conversion circuit being used to convert said higher bits data group into  
driving signals represented by pulse height; and  
a pulse width circuit being used to convert said lower bits data group into driving  
signals represented by pulse width.
- 5
11. A driving circuit of speaker as set forth in Claim 10, wherein the pulse width  
modulation circuit comprises:  
a counter; and  
a comparator for comparing the output of said counter with the value of said lower bits  
10 data group.
12. A driving circuit of speaker as set forth in Claim 11, wherein the counter starts  
counting from 0 at the beginning of every sound sampling cycle.
13. A driving circuit of speaker as set forth in Claim 12, wherein the output of the first  
comparator is HI when the output value of the counter is smaller than the output value  
15 of the accumulator.
14. A driving circuit of speaker as set forth in Claim 13, wherein the pulse height  
modulation circuit comprises:  
an accumulator having an input terminal connected to the higher bits data group;  
a multiplexer having an input terminal connected to the higher bits data group and the  
20 output of the accumulator, a selection terminal being connected to the output  
of the comparator; and  
a plurality of current sources with different current ratio being respectively controlled  
by the output of said multiplexer, and the output of said current sources  
being commonly connected to said speaker.
- 25 15. A driving circuit of speaker as set forth in Claim 14, wherein when the selection  
terminal of the multiplexer is HI, the output of said accumulator is selected as the

output of said multiplexer.

16. A driving circuit of speaker as set forth in Claim 14, wherein the selection terminal of the multiplexer is LOW, the higher bits data group is selected as the output of said multiplexer.

## **DRIVING METHOD OF SPEAKER AND THE DRIVING CIRCUIT THEREOF**

The present invention relates to a driving method of speaker and the driving circuit thereof by employing the technique of converting digital sound signals into corresponding driving signals to drive the speaker. The driving method of the speaker comprises the steps 5 of dividing the digital sound data into higher bits data group and lower bits data group, converting one data group into driving signals represented as pulse height, and modulating the other data group into driving signals represented as pulse width. The driving circuit comprises pulse width modulation (PWM) circuit for modulating one data group into driving signals represented as pulse width and digital analog conversion circuit for converting the 10 other data group into driving signals represented as pulse height.






FIG. 1  
Prior Art



**FIG. 2 Prior Art**



**FIG. 3 Prior Art**




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

## DECLARATION FOR PATENT APPLICATION AND APPOINTMENT OF ATTORNEY

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name; I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention (Design, if applicable) entitled:

### DRIVING METHOD OF SPEAKER AND THE DRIVING CIRCUIT THEREOF

the specification of which (check one):

is attached hereto, or  was filed on:

as U.S. Application Number of PCT International Application

Number:

and (if applicable) was amended on:

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment(s) referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in *Title 37, Code of Federal Regulations, § 1.56*. I hereby claim foreign priority benefits under *Title 35, United States Code § 119* of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

PRIOR FOREIGN APPLICATION(S)			PRIORITY CLAIMED	
Number	Country	Day/Month/Year Filed	Yes	No
88113421	Taiwan	4/8/1999		X

Additional Priority Application(s) Listed on Following Page(s)

I HEREBY CLAIM THE BENEFIT UNDER TITLE 35 U.S. CODE § 119(E) OF ANY U.S. PROVISIONAL APPLICATIONS LISTED BELOW.	
Application Number	Day / Month / Year Filed

Additional Provisional Application(s) Listed on Following Page(s)

I hereby claim the benefit under *Title 35, United States Code, § 120* of any United States application(s) or PCT international application(s) designating The United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in that/those prior application(s) in the manner provided by the first paragraph of *Title 35, United States Code, § 112*, I acknowledge the duty to disclose information which is material to patentability as defined in *Title 37, Code of Federal Regulations, § 1.56* which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

Application Number	Filing Date	Status - Patented, Pending or Abandoned

Additional US/PCT Priority Application(s) Listed on Following Page(s)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under *section 1001 of title 18 of the United States Code* and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: I (We) hereby appoint as my (our) attorneys, with full powers of substitution and revocation, to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: J. Ernest Kenney, Reg. Mo. 19,179; Eugene Mar, Reg. No.25,893; Richard E. Fichter, Reg. No. 26,382; Charles R. Wolfe, Jr., Reg. No. 28,680; Thomas J. Moore, Reg. No. 28,974; Bruce H. Troxell, Reg. No. 26,592; and

I(we) authorize my(our) attorneys to accept and follow instructions from **JOU AND LIN International Patent Office** regarding any matter related to the preparation, examination, grant and maintenance of this application, any continuation, continuation-in-part or divisional based thereon, and any patent resulting therefrom, until I(we) or my(our) assigns withdraw this authorization in writing.

Send correspondence to: BACON & THOMAS  
625 Slaters Lane - 4th Floor  
Alexandria, VA 22314

Telephone Calls to:  
(703) 683-0500

FULL NAME OF FIRST OR SOLE INVENTOR	CITIZENSHIP
Brian YANG	Taiwan, R.O.C.
RESIDENCE ADDRESS	POST OFFICE ADDRESS IS THE SAME AS RESIDENCE ADDRESS UNLESS OTHERWISE SHOWN BELOW
No. 2, Industry E. Road IX, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C.	
DATE	SIGNATURE
1999. AUG. 30	Brian Yang

See following page(s) for additional joint inventors.

## CONTINUATION OF DECLARATION FOR PATENT APPLICATION AND APPOINTMENT OF ATTORNEY

Page \_\_\_\_\_

PRIOR FOREIGN APPLICATION(S) (35 USC § 119)			PRIORITY CLAIMED	
Number	Country	Day/Month/Year Filed	Yes	No

PRIOR PROVISIONAL APPLICATIONS 35 U.S. CODE § 119(E)	
Application Number	Day/Month/Year Filed

PRIOR U.S. OR PCT INTERNATIONAL APPLICATIONS (35 U.S. CODE § 120)		
Application Number	Filing Date	Status - Patented, Pending or Abandoned

FULL NAME OF JOINT INVENTOR  Kuo-hsiang CHEN	CITIZENSHIP  Taiwan, R.O.C.
RESIDENCE ADDRESS  No. 2, Industry E. Road IX, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C.	POST OFFICE ADDRESS IS THE SAME AS RESIDENCE ADDRESS UNLESS OTHERWISE SHOWN BELOW
DATE  1999. AUG. 30	SIGNATURE  Kuo-hsiang CHEN

FULL NAME OF JOINT INVENTOR  Fu-yuan CHENG	CITIZENSHIP  Taiwan, R.O.C.
RESIDENCE ADDRESS  No. 2, Industry E. Road IX, Science-Based Industrial Park, Hsinchu, Taiwan, R.O.C.	POST OFFICE ADDRESS IS THE SAME AS RESIDENCE ADDRESS UNLESS OTHERWISE SHOWN BELOW
DATE  1999. AUG. 30	SIGNATURE  Fu-yuan CHENG

FULL NAME OF JOINT INVENTOR	CITIZENSHIP
RESIDENCE ADDRESS	POST OFFICE ADDRESS IS THE SAME AS RESIDENCE ADDRESS UNLESS OTHERWISE SHOWN BELOW
DATE	SIGNATURE

See following pages for additional joint inventors/priority applications.